{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

CSS 520 Project Fall 2007

CSS 520 Project Fall 2007 - CSS 520 Computer Architecture...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
CSS 520 Computer Architecture Design Project Fall Semester 2006 Due Monday, December 4, 2006 This is last day of class, 10% per DAY late penalty, not accepted after Dec 7. Working in teams of three, submit an architectural design for a processor with the following characteristics. Pipelined functional unit time requirements: Memory access/Instruction Fetch: cache access time (see below) Instruction decode process: 1 ns. Register access/ sign extend: 1 ns Max ALU function: 3 ns Simple add ALU: 1 ns Design your datapath for a pipelined machine. You decide how many stages. Provide a complete drawing of your datapath indicating all stages, functional units, multiplexors, registers, etc( you may indicate information passed between pipeline stages as a “black box” as done in the notes). Indicate all features that you include to improve the performance of your machine. Is your machine hardwired or microprogrammed? You must indicate how you deal with: Control hazards: Assume a branch instruction is encountered every 8 instructions on average and that 90% of the branches are taken. Deal with this as efficiently as possible with hardware and/or nops…no delayed branching.
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Image of page 2
This is the end of the preview. Sign up to access the rest of the document.

{[ snackBarMessage ]}