{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

Lab07 - (3 Initialize timing for input bits and control...

Info icon This preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon
1 ECE1551 – Digital Logic Lab (Argument) One Argument Input / One Argument Output Specification: Input argument (A) has 2-bits: A0, A1 Output argument (Z) has 2-bits: Z0, Z1 Control inputs: C0, C1 Operation Table: C0 C1 Operation 0 0 No Change 0 1 Complement 1 0 Shift Down 1 1 Rotate Up (1) Create New Project for Argument Lab in Xilinx ISE 8.1i. (2) Draw “One Argument In One Argument Out” digital logic circuit in Schematic.
Image of page 1

Info icon This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon