Lab07 - (3 Initialize timing for input bits and control bits in Test Bench Waveform 2 • Below screen is one example of initial timing 3(4 Run the

Info iconThis preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon
1 ECE1551 – Digital Logic Lab (Argument) One Argument Input / One Argument Output Specification: Input argument (A) has 2-bits: A0, A1 Output argument (Z) has 2-bits: Z0, Z1 Control inputs: C0, C1 Operation Table: C0 C1 Operation 0 0 No Change 0 1 Complement 1 0 Shift Down 1 1 Rotate Up (1) Create New Project for Argument Lab in Xilinx ISE 8.1i. (2) Draw “One Argument In One Argument Out” digital logic circuit in Schematic.
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 2
Background image of page 3
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: (3) Initialize timing for input bits and control bits in Test Bench Waveform 2 • Below screen is one example of initial timing 3 (4) Run the designed circuit through ModelSim Simulator • Compare simulation result with operation table • Below screen is the simulation result with previous initial timing (5) Save your circuit design, initial timing, and modelsim result as image files and link to your webpage...
View Full Document

This note was uploaded on 02/11/2012 for the course ECE 1551 taught by Professor Hadjilogiou during the Fall '11 term at FIT.

Page1 / 3

Lab07 - (3 Initialize timing for input bits and control bits in Test Bench Waveform 2 • Below screen is one example of initial timing 3(4 Run the

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online