lab2 - EE 271 Lab 2 An Introduction to Verilog and Digital...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
EE 271 Lab 2 An Introduction to Verilog and Digital Parts (Part 2) University of Washington - Department of Electrical Engineering Lab Objectives In lab #1 you learned the basics of entering a schematic for simulation in Quartus II, and how to wire up a basic gate on the proto-board. In this lab we will take things further. You will learn how to write and simulate code in Verilog, as well as mixing Verilog and Schematic designs. You will also implement a more complex design onto the proto-board. Assigned Task – Verilog Entry and Simulation, Mixing Verilog and Schematics Go to a machine with Quartus II software installed on it. You should read and follow along with the rest of the tutorial in chapter B of the book, from B.4 through to the end. When you get to B.4.4, you will start the simulation the way you did in the previous lab. Note that when you are doing B.5.1, the setting “user libraries” is now “libraries”. Please Note:
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 2
This is the end of the preview. Sign up to access the rest of the document.

This document was uploaded on 02/11/2012.

Page1 / 2

lab2 - EE 271 Lab 2 An Introduction to Verilog and Digital...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online