{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

Mod4_F11_Solns

Mod4_F11_Solns - ECE 270 Introduction to Digital System...

This preview shows pages 1–7. Sign up to view the full content.

ECE 270 Introduction to Digital System Design Fall 2011 MOSFET N MOSFET N MOSFET P MOSFET P 5 V X TakeHomaWork for Module 4 – Due October 14 1. [10 pts] Draw the circuit for a bistable using N- and P-channel MOSFETs. 2. [10 pts] Given the following state transition diagram, complete the timing chart below. A B X Y 0 0 10 1 1 01 d1 dd 00 01 10 11 1d 0d d0 A B X Y

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
ECE 270 Introduction to Digital System Design Fall 2011 3. [20 pts] Given the following state transition diagram, determine the next state equations it represents in minimum sum-of-products form. X Y A B X* Y* 0 0 0 0 1 1 0 0 0 1 1 1 0 0 1 0 1 1 0 0 1 1 1 1 0 1 0 0 1 1 0 1 0 1 1 1 0 1 1 0 0 1 0 1 1 1 0 1 1 0 0 0 1 1 1 0 0 1 1 0 1 0 1 0 1 1 1 0 1 1 1 0 1 1 0 0 1 1 1 1 0 1 1 0 1 1 1 0 0 1 1 1 1 1 0 0 0 0 0 1 1 1 1 0 d1 dd 00 01 10 11 1d 0d d0 A B X Y X* = ________________________________________ Y* = ________________________________________ X X B A B A B Y Y Y X X B A B A B Y Y Y 1 1 1 1 1 1 1 1 1 0 0 1 1 0 0 1 1 1 1 1 1 1 1 1 1 1 0 0 1 1 0 0 Y + A X + B
ECE 270 Introduction to Digital System Design Fall 2011 TakeHomaWork for Module 4 – Due October 17 1. [20 pts] Complete the timing chart for the edge-triggered flip-flop, below, assuming its t PLH(C Q) is 10 ns and its t PHL(C Q) is 5 ns. Determine the following: (a) [5 pts] the nominal setup time provided for the D flip-flop, based on the excitation signals (D and CLK) depicted in the timing chart: 5 ns (b) [5 pts] the nominal hold time provided for the D flip-flop, based on the excitation signals (D and CLK) depicted in the timing chart: 10 ns (c) [5 pts] the nominal clock pulse width provided for the D flip-flop, based on the excitation signals (D and CLK) depicted in the timing chart: 15 ns (d) [5 pts] the duty cycle of the clocking signal: 50% D CLK Q Q_L 5 ns

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
ECE 270 Introduction to Digital System Design Fall 2011 2. [10 pts] Assume a positive edge-triggered D flip-flop (“X”) and a D latch (“Y”) are supplied the signals given on the timing chart, below. Plot the response of each, noting the initial states. NOTE: Assume the propagation delays of the flip-flop and latch are negligible relative to the period of “C”. A X Y C
ECE 270 Introduction to Digital System Design Fall 2011 TakeHomaWork for Module 4 – Due October 19 1. [10 pts] Given the timing diagram, below, for a state machine that has one input (EN) and two state variables (Q1 and Q0), derive a state transition diagram (note that there is one unused state ). CLK Q1 Q0 EN 00 Q1 Q0 01 EN 10 11 0 0 0 1 1 1

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
ECE 270 Introduction to Digital System Design Fall 2011 2. [10 pts] A “new” type of flip-flop, the BU (“Boiler Up”), is described by the following PS-NS table. Derive its next state equation and excitation table. Q* = B•Q’ + U’•Q 3. [10 pts] Write the next state equations realized by the following circuit and draw a state transition diagram.
This is the end of the preview. Sign up to access the rest of the document.

{[ snackBarMessage ]}

Page1 / 15

Mod4_F11_Solns - ECE 270 Introduction to Digital System...

This preview shows document pages 1 - 7. Sign up to view the full document.

View Full Document
Ask a homework question - tutors are online