Mod6_F11_Solns - ECE 270 Introduction to Digital System Design Fall 2011 TakeHomaWork for Wednesday November 16 Using the parts provided plus any

Info iconThis preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon
ECE 270 Introduction to Digital System Design Fall 2011 TakeHomaWork for Wednesday, November 16 Using the parts provided plus any additional logic gates you deem necessary, complete the BLOCK DIAGRAM for one bit (“i”) of the ALU defined as follows: AOE ALE ALX ALY Function Performed CF ZF NF VF 0 1 0 0 LDA: [Q3. .Q0] [D3. .D0] 0 1 0 1 AND: [Q3. .Q0] [Q3. .Q0] [D3. .D0] 0 1 1 0 SUB: [Q3. .Q0] [Q3. .Q0] – [D3. .D0] 0 1 1 1 ADD: [Q3. .Q0] [Q3. .Q0] + [D3. .D0] 1 0 d d OUT: [D3. .D0] [Q3. .Q0] 0 0 d d (no operation – retain state) ” indicates the flag is affected by the function performed, ” indicates the flag is not affected A1 A0 i 0 2:1 mux F A1 A0 i 0 2:1 mux F A1 A0 i 0 2:1 mux F X Y Full Adder Cin Cout S Q D CLOCK ALE ALX ALY C i C i-1 DB i ALY AOE Q i
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
ECE 270 Introduction to Digital System Design Fall 2011 TakeHomaWork for Friday, November 18 Given the “snapshot” of memory shown, calculate the result stored in memory along with the condition codes generated when each “shaded” region of machine code is executed. INITIAL CONTENTS AFTER 1 st BLOCK Location Contents 00000 001 01101 00001 011 00000 00010 010 01100 00011 001 01110 00100 100 01111 00101 010 01011 00110 001 01111 00111 101 01110 01000 010 01010 01001 000 00000 01010 01011 01100 01101 0111 1011 01110 1011 0110 01111 0110 1110 AFTER 2 nd BLOCK AFTER 3 rd BLOCK Location Contents 00000 001 01101 00001 011 00000 00010 010 01100 00011 001 01110 00100 100 01111 00101 010 01011 00110 001 01111 00111 101 01110 01000 010 01010 01001 000 00000 01010 01011 0100 1000 01100 1000 0101 01101 0111 1011 01110 1011 0110 01111 0110 1110 Opcode Mnemonic Description Opcode Mnemonic Description 0 0 0 HLT Stop execution 0 1 1 NGA (A) -(A) 0 0 1 LDA addr (A) (addr) 1 0 0 SUB addr (A) (A)–(addr) 0 1 0 STA addr (addr) (A) 1 0 1 ADD addr (A) (A)+(addr) Location Contents 00000 001 01101 00001 011 00000 00010 010 01100 00011 001 01110 00100 100 01111
Background image of page 2
Image of page 3
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 02/12/2012 for the course ECE 270 taught by Professor Staff during the Spring '08 term at Purdue University-West Lafayette.

Page1 / 8

Mod6_F11_Solns - ECE 270 Introduction to Digital System Design Fall 2011 TakeHomaWork for Wednesday November 16 Using the parts provided plus any

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online