Thw_mod1_no3 - Your Class No is the last four digits of your PUID followed by the first character of your last name ECE 270 Introduction to Digital

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
ECE 270 Introduction to Digital System Design Fall 2011 TakeHomaWork for Module 1 – Due 9/02/2011 1. A particular CMOS microcontroller is designed to operate over a supply voltage range of 1 V to 5 V and at a maximum clock frequency of 100 MHz (no minimum clock frequency is specified). The maximum power dissipation over this range of supply voltage and clock frequency is specified to be 400 milliwatts. (a) [10 points] Plot the relationship between power dissipation and supply voltage for this microcontroller. (b) [10 points] Plot the relationship between power dissipation and clock frequency for this microcontroller. Supply Voltage (V) Power Dissipation (mW) 0 1 2 3 4 5 400 300 200 100 0 Clock Freq (MHz) 0 20 40 60 80 100 400 300 200 100 0 Name: __________________________________________ Class No: __ __ __ __ - __ Signature: ______________________________________ Score: _______ / 30
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 2
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: Your Class No. is the last four digits of your PUID followed by the first character of your last name. ECE 270 Introduction to Digital System Design Fall 2011 2. Given that a (5-volt) CMOS gate’s P-channel output pull-up has an “on” resistance of 120 Ω and that its N-channel output pull-down has an “on” resistance of 60 Ω : (a) [4 points] If the desired I OH and I OL are 4 mA (i.e., -4 mA for I OH , +4 mA for I OL ), then the V OH and V OL specifications for this gate will be: V OH = _____ V OL = _____ (b) [2 points] If the V IHmin and V ILmax specifications are 4.2 volts and 0.8 volts, respectively, then the DCNM for this gate will be: DCNM = ______ (c) [4 points] If a gate from this family drives a capacitive load of 100 pF, estimate its rise and fall times. Rise time estimate = ______ ns Fall time estimate = ______ ns...
View Full Document

This note was uploaded on 02/12/2012 for the course ECE 270 taught by Professor Staff during the Spring '08 term at Purdue University-West Lafayette.

Page1 / 2

Thw_mod1_no3 - Your Class No is the last four digits of your PUID followed by the first character of your last name ECE 270 Introduction to Digital

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online