This preview shows pages 1–2. Sign up to view the full content.
This preview has intentionally blurred sections. Sign up to view the full version.View Full Document
Unformatted text preview: Your Class No. is the last four digits of your PUID followed by the first character of your last name. ECE 270 Introduction to Digital System Design Fall 2011 2. Given that a (5-volt) CMOS gate’s P-channel output pull-up has an “on” resistance of 120 Ω and that its N-channel output pull-down has an “on” resistance of 60 Ω : (a) [4 points] If the desired I OH and I OL are 4 mA (i.e., -4 mA for I OH , +4 mA for I OL ), then the V OH and V OL specifications for this gate will be: V OH = _____ V OL = _____ (b) [2 points] If the V IHmin and V ILmax specifications are 4.2 volts and 0.8 volts, respectively, then the DCNM for this gate will be: DCNM = ______ (c) [4 points] If a gate from this family drives a capacitive load of 100 pF, estimate its rise and fall times. Rise time estimate = ______ ns Fall time estimate = ______ ns...
View Full Document