This preview has intentionally blurred sections. Sign up to view the full version.View Full Document
Unformatted text preview: Number of P-terms required to implement equation for C1 = ____ Number of P-terms required to implement equation for C2 = ____ Number of P-terms required to implement equation for C3 = ____ Number of P-terms required to implement equation for Si = ____ ECE 270 Introduction to Digital System Design Fall 2011 2. [20 points] Draw a circuit that multiplies a 4-bit unsigned binary number X3 X2 X1 X0 by a 3-bit unsigned binary number Y2 Y1 Y0, using an array of full-adder cells. Determine the worst case propagation delay if each full adder takes 10 ns to produce its C and S outputs, and each AND gate (used to generate the product components) has 10 ns of propagation delay. C S X Y Z full adder cell to use X3 X2 X1 X0 × Y2 Y1 Y0 Name: __________________________________________ Class No: __ __ __ __ - __ Signature: ______________________________________ Score: _______ / 40 Your Class No. is the last four digits of your PUID followed by the first character of your last name....
View Full Document
This note was uploaded on 02/12/2012 for the course ECE 270 taught by Professor Staff during the Spring '08 term at Purdue.
- Spring '08