thw_mod6_no4

thw_mod6_no4 - ECE 270 Introduction to Digital System...

Info iconThis preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon
ECE 270 Introduction to Digital System Design Fall 2011 Memory Address Data Program Counter Address Bus Instruction Register Data Bus Opcode Address ALU Flags SP Instruction Decoder and Micro-Sequencer Start Clock TakeHomaWork for Module 6 – Due Wednesday, November 30 1. [20 points] List the signals asserted on each cycle for the Simple Computer described on the Reference Sheet. Assume that the stack pointer points to the next available location . Decoded State Instruction Mnemonic Signals Asserted on Each Cycle S0 Fetch S1 LDA S1 STA S1 ASR S1 ADD S1 SUB S1 PSH S1 POP S2 PSH S2 POP
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
ECE 270 Introduction to Digital System Design Fall 2011 Simple Computer Reference Sheet for Problem #1 Simple Computer Instruction Set: Opcode Mnemonic Description Opcode Mnemonic Description 0 0 0 HLT Stop execution 1 0 0 ADD addr (A) (A)+(addr) 0 0 1 LDA addr (A) (addr) 1 0 1 SUB addr (A) (A)–(addr) 0 1 0 STA addr (addr) (A) 1 1 0 PSH Push (A) on to stack 0 1 1 ASR Arithmetic Shift Right 1 1 1
Background image of page 2
Image of page 3
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 3

thw_mod6_no4 - ECE 270 Introduction to Digital System...

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online