ElectronicsI_L12 - Lecture 12 NOR Gate Lets take a quick...

Info iconThis preview shows pages 1–4. Sign up to view the full content.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: Lecture 12 NOR Gate Lets take a quick look at a slightly more complicated gate, the NOR gate Since either input can make the output go high, this is the easiest to implement: We simply put two inverting gates in parallel. Why is the output low if any input is high? V DD V out V 1 V 2 Analytical values We can look at the equations that relate the input to the output voltage in each of the three regions. In each case, we need to translate from the drain current of the MOSFET to the voltage drop across the resistor In cutoff, there is no current, so the voltage output is pegged: In the saturation region, we have: Which can be used to get the gain: Finally in the triode region we have: Simplified for small output voltages: DD O t I V v V v = < Cutoff ( ) t Q OX n D V V V L W C R A = 1 t I O t I V v v V v ( ) 2 2 1 t I OX n D DD O V v L W C R V v = Saturation ( ) = 2 2 1 O...
View Full Document

This note was uploaded on 02/13/2012 for the course PHYSICS 16.365 taught by Professor Staff during the Summer '10 term at UMass Lowell.

Page1 / 10

ElectronicsI_L12 - Lecture 12 NOR Gate Lets take a quick...

This preview shows document pages 1 - 4. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online