{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}


2011WinterCSE141Midterm-key - CSE 141 Midterm Exam 2011...

Info iconThis preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon
CSE 141 Midterm Exam 2011 Winter Professor Steven Swanson 1. Please write your name at the top of each page 2. This is a close book, closed notes exam. No outside material may be used. 3. You may use a calculator 4. Show your work. You will get more partial credit that way. 5. If you have any questions, please raise your hand. 6. Good luck! Name: Student ID: Problem Score Out of 1 32 2 8 3 12 4 16 5 20 6 12 7 12 Total 112
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
1. Short Answer Questions: 1. Give the performance equation and define each of the terms. For each term, give two system components that can effect each term Exec time = inst count * cycles/inst * sec/cyc Inst count – compiler, the program, the ISA Cpi micro architecture, the compiler, the program sec/cyc microarchitecture, process technology 2. Give the equation of Amdalh’s Law and define each of the terms. Stot = 1/((x/S) + (1-x)) Stot = total speedup. X = fraction of program affected, S = speedup for that portion 3. Which of SRAMs and DRAMs provide the highest density (i.e., the most bits per square centimeter)? The fastest access time? SRAM is less dense, but faster 4. Give two aspects of a good ISA that contribute to uniformity and make it easy to design a processor to implement the ISA. Few instruction formats, orthogonality, fixed inst length, constant amount of work per inst. 5. Describe the difference between a stall and flush. Give an example of when each is useful? (3%) Stalls freeze part of the pipeline, delaying the execution of some instructions. They are useful for waiting for hazards to resolve Flushing removes an incorrect instruction from the pipeline. It is useful for canceling instructions fetched because of a misprediction. 6. Describe the 5 stages of the the standard MIPS pipeline. Fetch – fetch the inst; Decode – decipher the inst and read from the reg file; Execute – perform the operation; Memory – access memory; Write back – write the result into the reg file.
Background image of page 2
Image of page 3
This is the end of the preview. Sign up to access the rest of the document.

{[ snackBarMessage ]}

Page1 / 10

2011WinterCSE141Midterm-key - CSE 141 Midterm Exam 2011...

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document Right Arrow Icon bookmark
Ask a homework question - tutors are online