This preview has intentionally blurred sections. Sign up to view the full version.
View Full DocumentThis preview has intentionally blurred sections. Sign up to view the full version.
View Full Document
Unformatted text preview: • Each of the 2 inverter gates has a delay of 1 ns • • Total delay was 10.4 ns c) Figure 3 Shows the circuit implemented with NOR and Inverter gates • There were 8 Inverter gates and each gate used 2 transistors • There were 6 NOR gates and each used 4 transistors • • There were a total of 40 transistors used • Each of the 8 Inverter gates has a delay of 1 ns • Each of the 6 NOR gates has a delay of 1.4 ns • • The total delay was 16.4 ns...
View
Full Document
 Fall '11
 SteveChu
 Logic gate, 0 1 K, Shayan Rizvi, inverter gates

Click to edit the document details