S12SerMon2r0 - .pagewidth 120t Title S12SerMonxrx.asm...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: ;.pagewidth 120t ;********************************************************************* ;* Title: S12SerMonxrx.asm Copyright (c) Motorola 2003 ;********************************************************************* ;* Author: Jim Sibigtroth - Motorola TSPG - 8/16 Bit Division ;* Author: Jim Williams - Motorola TSPG - 8/16 Bit Division ;* ;* Description: Bootloader/Monitor program for HCS9S12 ;* bootloader will reside in 2K of block protected memory at the ;* end of the memory map of an HCS9S12 MCU ($F7FF-$FFFF). ;* ;* Since this code is located in the vector space, all interrupt ;* vectors will be mirrored to the pseudo vector table in user ;* erasable and reprogrammable flash memory just before the start ;* of the protected bootloader code. ;* ;* If a non-FFFF user reset vector is programmed into the ;* pseudo-reset vector, the bootloader will jump to that routine ;* so the user can control all options including write-once bits. ;* ;* This monitor program implements 23 primitive monitor commands that ;* are very similar to BDM commands. Third-party tool vendors can ;* adapt their existing BDM-based tools to work through a serial I/O ;* cable rather than a BDM pod, simply by providing a set of alternate ;* interface routines. Although this monitor approach has some ;* limitations compared to the BDM approach, it provides a free or ;* very low cost alternative for the most cost-sensitive users. ;* ;* This monitor uses SCI0 as the primary interface to the target MCU ;* system and SCI0 Rx interrupts are used to break out of a running ;* user program. This implies that some monitor functions will not be ;* available if the I bit in the CCR is not clear during execution of ;* the user's program. During debug of user initialization programs ;* and interrupt service routines when the I bit is not clear, trace ;* and breakpoint functions still work as expected because these ;* functions use on-chip breakpoint logic. ;* ;* ;* ;* Revision History: not yet released ;* Rev # Date Who Comments ;* ----- ----------- ------ --------------------------------------- ;* 2.00 04-SEP-03 JPW First Release. ; ; ; ; softwareID1: equ $0309 ;Software revision (date) softwareID2: equ $2003 ;Software revision (year) softwareID3: equ $0200 ;Software revision (ver) ;* ;* ;********************************************************************* ;********************************************************************* ;* Motorola reserves the right to make changes without further notice ;* to any product herein to improve reliability, function, or design. ;* Motorola does not assume any liability arising out of the ;* application or use of any product, circuit, or software described ;* herein; neither does it convey any license under its patent rights ;* nor the rights of others. Motorola products are not designed, ;* intended, or authorized for use as components in systems intended ;* for surgical implant into the body, or other applications intended ;* to support life, or for any other application in which the failure ;* of the Motorola product could create a situation where personal...
View Full Document

Page1 / 25

S12SerMon2r0 - .pagewidth 120t Title S12SerMonxrx.asm...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online