lecture02-chapter01 - OperatingSystems Lecture02:...

Info iconThis preview shows pages 1–18. Sign up to view the full content.

View Full Document Right Arrow Icon
Operating Systems Lecture 02: Computer System Overview Anda Iamnitchi [email protected]
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Today Announcements: Exam 2 time conflict with Algorithms First HW posted: due midnight before next Th lecture Finish chapter 1: Interruptions Memory Hierarchy Cache Symmetric Multiprocessors and Multicore Direct Memory Access Solution today’s jeopardy Grade yourself and hand it to me
Background image of page 2
3 Interrupts: Short I/O Wait
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Transfer of Control via Interrupts 4
Background image of page 4
Instruction Cycle With Interrupts 5
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
6 Program Timing: Short I/O Wait
Background image of page 6
7 Program Timing: Long I/O wait
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Simple Interrupt Processing 8
Background image of page 8
Multiple Interrupts An interrupt occurs while another interrupt is being processed •e.g., receiving data from a communications line and printing results at the same time Two approaches: • disable interrupts while an interrupt is being processed •use a priority scheme 9
Background image of page 9

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Transfer of Control With Multiple Interrupts: 10
Background image of page 10
Transfer of Control With Multiple Interrupts: 11
Background image of page 11

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Example Time Sequence of Multiple Interrupts 12 I/O interrupts: a printer, a disk, and a communications line, with priorities of 2, 4, and 5, respectively.
Background image of page 12
MEMORY HIERARCHY
Background image of page 13

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Memory Major constraints in memory ¬ amount ¬ speed ¬ expense Memory must be able to keep up with the processor Cost of memory must be reasonable in relationship to the other components
Background image of page 14
The Memory Hierarchy ± Going down the hierarchy: ¾ decreasing cost per bit ¾ increasing capacity ¾ increasing access time ¾ decreasing frequency of access to the memory by the processor
Background image of page 15

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
: Memory references by the processor tend to cluster in time and space : Data is organized so that the percentage of accesses to each successively lower level is substantially less than that of the level above Can be applied across more than two levels of memory
Background image of page 16
Invisible to the processors, programmer, OS
Background image of page 17

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 18
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 02/18/2012 for the course COP 4600 taught by Professor Andaiamnitchi during the Fall '08 term at University of South Florida.

Page1 / 40

lecture02-chapter01 - OperatingSystems Lecture02:...

This preview shows document pages 1 - 18. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online