week4 - CPU And Chip Sets 1 CPU and Chip Set CPU (central...

Info iconThis preview shows pages 1–12. Sign up to view the full content.

View Full Document Right Arrow Icon
1 CPU And Chip Sets
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
2 CPU and Chip Set CPU (central processing unit) Most important component Chip set Controls memory cache, external buses, and peripherals ports
Background image of page 2
3 CPU Form Factors SEP (Single Edge Processor) SECC (Single Edge Contact Cartridge) SECC2 (Single Edge Contact Cartridge, version 2) PPGA (Plastic Pin Grid Array) FC-PGA (Flip Chip Pin Grid Array)
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
4 Central Processing Unit The heart of a personal computer. In it are all of the software instructions and math logic calculations carried out Earlier versions allowed for the addition of a math coprocessor or floating- point unit (FPU) Typically the most expensive component.
Background image of page 4
5 AMD K7 architecture Athlon Sempron Athlon XP Duron AMD K8 architecture Athlon 64 Athlon 64 X2 Opteron Sempron 64 Phenom … Pentium 4 Pentium D Celeron Celeron D Intel NetBurst architecture Celeron Dual-Core Pentium Dual-Core Multi core’s i3, i5, i7 Intel Core architecture Current Desktop / Laptop (2011) CPU’s Latest technology 64 bit , all have some kind of cache memory on die
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
ARM Processors RISC Processor – Reduced Instruction Set Computing 32 bit, NO cache - latest 64 bit, with cache Dual Core ARM processors currently shipping, Quad Core expected to ship 2012 Found in Smart-phones, Netbooks, Tablets, portable game consoles and soon to enter the Server market One Laptop Per Child – XO 1.75 to use ARM
Background image of page 6
Seneca College is building Fedora to work on ARM processors Currently the only Fedora ARM build system in the world Various ARM hardware in use – 41 machines total Opportunity for student contributions in later semesters
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
8 CPU Terminology Bus speed Frequency or speed at which data moves on a bus Only the fastest bus connects directly to the CPU (motherboard bus, system bus, host bus, memory bus, or front side bus) Processor speed Speed at which CPU operates internally The multiplier System bus speed x multiplier = processor speed
Background image of page 8
9 Processor PipeLine depth The number of stages / steps it takes the processor to complete an instruction / command. P3 - 12 stages P4 - 20 stages Athlon - 11 stages The shorter the stage – the faster the process The longer the pipeline the more complex an instruction can be
Background image of page 9

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
10 Attributes Used to Rate CPUs Speed (in MHz) Efficiency of programming code Number of transistors Number of registers Word size Data path size Maximum number of memory addresses Size of internal cache Multiprocessing abilities Special functionality Pipe line depth
Background image of page 10
11 Processor Speed Ratings A computer system’s speed is measured as a frequency, usually expressed as a number of cycles per second A single cycle is the smallest element of time for the processor. Every action requires at least one cycle and usually multiple cycles. To transfer data to and from memory, a modern processor needs
Background image of page 11

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 12
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 46

week4 - CPU And Chip Sets 1 CPU and Chip Set CPU (central...

This preview shows document pages 1 - 12. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online