cadence_TUT_1

cadence_TUT_1 - EE456 Lab Tutorial 1 EE456 Lab Tutorial 1...

Info iconThis preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon
EE456 Lab Tutorial 1 EE456 Lab Tutorial 1 Cadence Virtuoso Schematic Composer Introduction 1.0 Introduction The purpose of the first lab tutorial is to help you become familiar with the schematic editor, Virtuoso Schematic Composer . You will create a schematic and a symbol for a static CMOS inverter. After completion of this tutorial, you should be able to: - Insert instances into your design - Connect instances together using wires - Change instance properties - Name nets - Add pins to your design - Create and edit a symbol cellview - Check and save your design 2.0 Getting Started Log into your workstation. You should already have access to the workstations using your ECN login and password. If you have problems logging in, please consult your TA. Copy the files cds.lib, .cdsinit, and .cdsenv from the /package/cae/cadence/cells/tsmc025 directory into your home directory. These files contain the path of the library files and the environment settings. Add the line source /package/cae/setup/ee456.csh into your .cshrc (or .tcshrc ) file. If you do not have a .cshrc file, create one using your favorite text editor. Then either enter source .cshrc in any UNIX window or logout and log in again. Note that you only need to do this the first time you start using Cadence. 1
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
EE456 Lab Tutorial 1 3.0 Online Documentation Note that this tutorial and the following series cover only the very fundamental concepts of creating CMOS schematics, symbols and layouts, simulating circuits, performing layout verification and parasitic extraction from layout using Cadence. Please refer to the online documentation should you require additional information. To access the online documentation, type cdsdoc in any UNIX window or click on help in the upper right corner of any Cadence window. In the online documentation, more detailed information can be found under the Composer category. Under Design Entry , there are the Virtuoso Schematic Composer Tutorial and the Virtuoso Schematic Composer User Guide that you may find helpful. 4.0 Virtuoso Schematic Composer Basics The Virtuoso Schematic Composer is used to create the schematic of your design. In the schematic, it will contain devices (transistors) connected together with nets (wire connections). 4.1 Launch Virtuoso Schematic Composer Enter icfb in a terminal window command prompt. In a minute or so, a window should appear with the title icms at the top. This window is known as the Command Interpreter Window (CIW). It is the main control window for the schematic composer software. Various properties can also be changed in this window. Other commands that can be used to launch the CIW, depending on the tools that you require, include: icde – includes the basic IC design entry package icds – includes design and simulation tools icms – a larger set of tools for mixed signal design msfb – supports an IC design flow without place and route icfb – complete front-to-back design set 2
Background image of page 2
Image of page 3
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 15

cadence_TUT_1 - EE456 Lab Tutorial 1 EE456 Lab Tutorial 1...

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online