{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

Correction de TP2 (1) - Correction de TP2 EX1 1 lentit et...

Info iconThis preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon
Correction de TP2 EX1: 1. l’entité et l’architecture de type flot de donnée d’une porte NXOR_3 : library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_ARITH.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL; entity NXOR_3 is Port ( A : in std_logic; B : in std_logic; C : in std_logic; S : out std_logic); end NXOR_3; architecture Behavioral of NXOR_3 is begin s<= not(A xor B xor C); end Behavioral; 2. l’entité et l’architecture de type flot de donnée d’une porte AND_2 : library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_ARITH.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL; entity AND_2 is Port ( A : in std_logic; B : in std_logic; S : out std_logic); end AND_2; architecture Behavioral of AND_2 is begin S<= A and B; end Behavioral; 3. l’entité et l’architecture de type flot de donnée d’une porte NAND_2 : library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_ARITH.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL; entity nand_2 is Port ( A : in std_logic; B : in std_logic; S : out std_logic); end nand_2; architecture Behavioral of nand_2 is begin S<=not( A and B); end Behavioral;
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
4. l’entité et l’architecture de type flot de donnée d’une porte NOR_3 :
Background image of page 2
Image of page 3
This is the end of the preview. Sign up to access the rest of the document.

{[ snackBarMessage ]}