L7 - Flip-Flops and Sequential Circuit Design ECE 152A Fall...

Info iconThis preview shows pages 1–5. Sign up to view the full content.

View Full Document Right Arrow Icon
1 Flip-Flops and Sequential Circuit Design ECE 152A – Fall 2006 October 31, 2006 ECE 152A - Digital Design Principles 2 Reading Assignment ± Brown and Vranesic ² 7 Flip-Flops, Registers, Counters and a Simple Processor ± 7.5 T Flip-Flop ² 7.5.1 Configurable Flip-Flops ± 7.6 JK Flip-Flop ± 7.7 Summary of Terminology ± 7.8 Registers ² 7.8.1 Shift Register ² 7.8.2 Parallel-Access Shift Register
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
2 October 31, 2006 ECE 152A - Digital Design Principles 3 Reading Assignment ± Brown and Vranesic (cont) ² 7 Flip-Flops, Registers, Counters and a Simple Processor (cont) ± 7.9 Counters ² 7.9.1 Asynchronous Counters ² 7.9.2 Synchronous Counters ² 7.9.3 Counters with Parallel Load ± 7.10 Reset Synchronization October 31, 2006 ECE 152A - Digital Design Principles 4 Reading Assignment ± Brown and Vranesic (cont) ² 7 Flip-Flops, Registers, Counters and a Simple Processor (cont) ± 7.11 Other Types of Counters ² 7.11.1 BCD Counter ² 7.11.2 Ring Counter ² 7.11.3 Johnson Counter ² 7.11.4 Remarks on Counter Design
Background image of page 2
3 October 31, 2006 ECE 152A - Digital Design Principles 5 Reading Assignment ± Brown and Vranesic (cont) ² 8 Synchronous Sequential Circuits ± 8.1 Basic Design Steps ² 8.1.1 State Diagram ² 8.1.2 State Table ² 8.1.3 State Assignment ² 8.1.4 Choice of Flip-Flops and Derivation of Next-State and Output Expressions ² 8.1.5 Timing Diagram ² 8.1.6 Summary of Design Steps October 31, 2006 ECE 152A - Digital Design Principles 6 Reading Assignment ± Brown and Vranesic (cont) ² 8 Synchronous Sequential Circuits (cont) ± 8.2 State-Assignment Problem ² One-Hot Encoding ± 8.7 Design of a Counter Using the Sequential Circuit Approach ² 8.7.1 State Diagram and State Table for Modulo-8 Counter ² 8.7.2 State Assignment ² 8.7.3 Implementation Using D-Type Flip-Flops ² 8.7.4 Implementation Using JK-Type Flip-Flops ² 8.7.5 Example – A Different Counter
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
4 October 31, 2006 ECE 152A - Digital Design Principles 7 Reading Assignment ± Roth ² 11 Latches and Flip-Flops ± 11.5 S-R Flip-Flop ± 11.6 J-K Flip-Flop ± 11.7 T Flip-Flop ± 11.8 Flip-Flops with Additional Inputs ± 11.9 Summary ² 12 Registers and Counters ± 12.5 Counter Design Using S-R and J-K Flip-Flops ± 12.6 Derivation of Flip-Flop Input Equations – Summary October 31, 2006 ECE 152A - Digital Design Principles 8
Background image of page 4
Image of page 5
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 02/19/2012 for the course ENGR 361 taught by Professor Drexel during the Spring '12 term at Bloomsburg.

Page1 / 21

L7 - Flip-Flops and Sequential Circuit Design ECE 152A Fall...

This preview shows document pages 1 - 5. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online