# L9 - Mealy and Moore Machines ECE 152A Fall 2006 Reading...

This preview shows pages 1–5. Sign up to view the full content.

1 Mealy and Moore Machines ECE 152A – Fall 2006 November 7, 2006 ECE 152A - Digital Design Principles 2 Reading Assignment ± Brown and Vranesic ² 8 Synchronous Sequential Circuits ± 8.3 Mealy State Model

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
2 November 7, 2006 ECE 152A - Digital Design Principles 3 Reading Assignment ± Roth ² 13 Analysis of Clocked Sequential Circuits ± 13.1 A Sequential Parity Checker ± 13.2 Analysis by Signal Tracing and Timing Charts ± 13.3 State Tables and Graphs ± 13.4 General Models for Sequential Circuits November 7, 2006 ECE 152A - Digital Design Principles 4 Finite State Machines ± Thus far, sequential circuit (counter and register) outputs limited to state variables ± In general, sequential circuits (or Finite State Machines, FSM’s) have outputs in addition to the state variables ² For example, vending machine controllers generate output signals to dispense product, provide change, illuminate displays, etc.
3 November 7, 2006 ECE 152A - Digital Design Principles 5 Finite State Machines ± Two types (or models) of sequential circuits (or finite state machines) ² Mealy machine ± Output is function of present state and present input ² Moore machine ± Output is function of present state only ± Analysis first, then proceed to the design of general finite state machines November 7, 2006 ECE 152A - Digital Design Principles 6 Analysis by Signal Tracing and Timing Diagrams ± Timing Analysis ² Determine flip-flop input equations ² Determine output equations ± Mealy or Moore model ² Generate timing diagram illustrating circuit’s response to a particular input sequence ± Outputs as well as to state

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
4 November 7, 2006 ECE 152A - Digital Design Principles 7 Moore Network Example ± Implemented with falling edge triggered (by way of external inverter) JK flip-flops ± Schematic (following slide) ² J A = x K A = xB’ ² J B = x K B = x XOR A’ = xA + x’A’ ² z = B (function of present state only) November 7, 2006 ECE 152A - Digital Design Principles 8 Moore Network Example ± Schematic
This is the end of the preview. Sign up to access the rest of the document.

## This note was uploaded on 02/19/2012 for the course ENGR 361 taught by Professor Drexel during the Spring '12 term at Bloomsburg.

### Page1 / 14

L9 - Mealy and Moore Machines ECE 152A Fall 2006 Reading...

This preview shows document pages 1 - 5. Sign up to view the full document.

View Full Document
Ask a homework question - tutors are online