96&auml;&cedil;Š&auml;&ordm;&curren;&aelig;›&eacute;›&raquo;&egrave;&middot;&macr;&aelig;œŸ&aelig;œ

# 96ä¸Šäº¤æ›é›»è·¯æœŸæœ

This preview shows pages 1–2. Sign up to view the full content.

Switching Circuits and Logic Design Final Examination 15:30 ~ 17:20, January 18, 2007 1. Someone designs a new kind of flip-flop, X-Y flip-flop. The symbol of X-Y flip-flop is shown as Fig. 1.1. Fig. 1.1 X-Y flip-flop is implemented by use of an S-R flip-flop and three logic gates as the circuit shown in Fig. 1.2. Fig. 1.2 As you know, the function of S-R flip-flop can be described as the table shown in Fig. 1.3. Ck S R Q + b 1 1 (not allowed) b 0 0 Q (no change) b 0 1 0 b 1 0 1 0,1, B x x Q (no change) Fig. 1.3 (a) [7 points] Please describe the function of X-Y flip-flop with the similar table shown in Fig. 1.3. (b) [11 points] Assume the propagation delay, setup time, and hold time of the S-R are 2.5ns, 2ns, 1.5ns, respectively. The inverter and NOR gate have propagation delays of 0.5ns and 1ns, respectively. What are the propagation delay, setup time, and hold time of the above X-Y flip-flop? 2.

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
This is the end of the preview. Sign up to access the rest of the document.

## This note was uploaded on 02/21/2012 for the course EE 101 taught by Professor 張捷力 during the Spring '07 term at National Taiwan University.

### Page1 / 4

96ä¸Šäº¤æ›é›»è·¯æœŸæœ

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document
Ask a homework question - tutors are online