Co-2 - UnitII Register transfer language and Micro operations Microoperations The operations executed on data stored in registers are called

Info iconThis preview shows pages 1–7. Sign up to view the full content.

View Full Document Right Arrow Icon
Unit-II Register transfer language and Micro- operations Micro-operations :    The operations   executed on data stored in  registers are called micro-operations. Register transfer language The symbolic notation used to describe the micro-operation  transfers among registers is called a  register transfer  language . The term  register transfer  implies the availability of hardware  logic circuits that can perform a stated micro-operation and  transfer the result to the same or another register.
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Register transfer language (Contd.,) A register transfer language is a system for expressing in  symbolic form the micro-operation sequences among the  registers of a digital module. It is a convenient tool for describing the internal organization of  digital computers in concise and precise manner. It can also be used to facilitate the design process of digital  systems. Slides 2-9, morris mano
Background image of page 2
Register transfer The figure (slide 9) shows the block diagram that depicts the  transfer from R1 to R2. The n outputs of register R1 are connected to the n outputs of  register R2. The letter n will be used to indicates any number of bits for the  register. Register R2 has load input that is activated by the control  variable P. It is assumed that the control variable is synchronized with the  same clock as the one applied to the register. Bus transfer : Slides 10-13, Mano
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Bus transfer One way of constructing bus system is with multiplexers. The multiplexers select the source registers whose binary  information is then placed on the bus. The construction of a bus system for four registers is shown.  Each register has four bits, numbered 0 through 3. The bus consists of four 4 × 1 multiplexers each having four data  inputs, 0 through 3, and two selection inputs, S 1  and S 0 .
Background image of page 4
Bus transfer (Contd.,) The two selection lines S 1  and S 0  are connected to the selection  inputs of all four multiplexers. The selection lines choose the four bits of one register and  transfer them into the four-line common bus.  When S 1 S 0  = 00, the 0 data inputs of all four multiplexers are  selected and applied to the outputs that form the bus. This causes the bus lines to receive the contents of register A,  since the outputs of the register are connected to the 0 data  inputs of the multiplexers. 
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Bus transfer (Contd.,) The table given below shows the register that is selected by the  bus for each of the four possible binary value of the selection 
Background image of page 6
Image of page 7
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 02/23/2012 for the course CS 101 taught by Professor Martand during the Spring '10 term at Punjab Engineering College.

Page1 / 25

Co-2 - UnitII Register transfer language and Micro operations Microoperations The operations executed on data stored in registers are called

This preview shows document pages 1 - 7. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online