8086_2 - 8086-Architecture Functional and Internal block...

Info iconThis preview shows pages 1–10. Sign up to view the full content.

View Full Document Right Arrow Icon
8086 1 8086-Architecture Functional and Internal block schematic of 8086 Features of 8086 Register organization of 8086 Memory organization of 8086
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
8086 2 S Y S T E M B U S Timing Central processing unit Bus Control logic Memory module Memory Module Interface Mass Storage device Interface I/O device Interface Interface I/O subsystem Memory Architecture of an typical microprocessor based system
Background image of page 2
8086 3 Typical Microprocessor based system A typical microprocessor based system consists of CPU (central Processing Unit) (ALU + Register organization + Control unit) Timing unit Bus control logic Memory I/O subsystem
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
8086 4 Features of 8086 Introduced in 1978 . Comes in Dual-In-Line Package(DIP) IC. 8086 1s a 16-bit N-channel HMOS microprocessor . Works on 5 volts power supply and draws a current of 360 ma, with an internal circuitry made up of 29K transistors. It consists of an electronic circuitry built using 29000 transistors. It is built on single semiconductor chip and packaged in an 40-pin IC. It has 20-bit address bus and 16-bit data bus. It can directly address upto 2 20 I.e., 1M bytes of memory. The 16-bit data word is divided into lower-order byte and higher order byte.
Background image of page 4
8086 5 Features of 8086 The 20-bit address bus is time multiplexed: The lower order 16-bit address bus is time multiplexed with data bus. The higher order 4-bit address bus is time multiplexed with status signals. The maximum internal clock for 8086 is 5MHz. 8086 chip does not have the facility of internal clock generation. (the INTEL 8284 clock generator/driver is used to generate the clock signal for 8086 microprocessor The clock signal is divided by 3 in case of 8086 for internal clock requirements.
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
8086 6 Features of 8086 8086 uses I/O mapped I/O techniques hence I/O devices are accessed by using separate 16-bit address 8086 operates in two different modes Minimum mode ( It works as a simple single processor system when configured in minimum mode) Maximum mode ( It works as a multiprocessor system i.e., along with math coprocessor and I/O coprocessor when configured in maximum mode)
Background image of page 6
8086 7 Data pointer Index registers ALU FLAGS Segment registers Instruction pointer Bus Interface Unit Instruction Queue 2 ____ BHE A 16 /S 3 to A 19 /S 6 AD 0 to AD 15 _____ INTA __ RD __ WR _ DT/R ___ DEN ALE _____ TEST INTR NMI __ RQ/GT LOCK QS 0 QS 1 __ S 1 __ S 3 __ S 2 Vcc ___ MN/MX READY RESET CLK HLDA HOLD GND Relocation Register file Execution Unit BUS interface unit
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
8086 8 AH AL BH BL CH CL DL DH Stack Pointer Base Pointer Destination Index Source Index Operands FLAGS Instruction Pointer DS Register SS Register CS Register ES Register 6 5 4 3 2 1 Control System Memory Interface ALU EU BIU DX CX AX BX Instruction Queue INTERNAL BLOCK DIAGRAM
Background image of page 8
8086 9 8086 Architecture Architecture of 8086 is pipeline type of architecture.
Background image of page 9

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 10
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 02/23/2012 for the course CS 101 taught by Professor Martand during the Spring '10 term at Punjab Engineering College.

Page1 / 54

8086_2 - 8086-Architecture Functional and Internal block...

This preview shows document pages 1 - 10. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online