{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

82511 - Serial Data Transfer Asynchronous v.s Synchronous...

Info iconThis preview shows pages 1–6. Sign up to view the full content.

View Full Document Right Arrow Icon
11-1 Serial Data Transfer Asynchronous v.s. Synchronous Asynchronous transfer does not require clock signal. However, it transfers extra bits (start bits and stop bits) during data communication Synchronous transfer does not transfer extra bits. However, it requires clock signal Frame Start bit B0 B1 B2 B3 B4 B5 B6 Parity Stop bits Asynchronous Data transfer Synchronous Data transfer clk data B0 B1 B2 B3 B4 B5 data
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
11-2 8251 USART Interface A7 A6 A5 A4 A3 A2 A1 IO/M D[7:0] RD RD WR WR A0 C/D CLK CLK TxC RxC TxD RxD 8251 RS232
Background image of page 2
11-3 Programming 8251 8251 mode register 7 6 5 4 3 2 1 0 Mode register Number of Stop bits 00: invalid 01: 1 bit 10: 1.5 bits 11: 2 bits Parity 0: odd 1: even Parity enable 0: disable 1: enable Character length 00: 5 bits 01: 6 bits 10: 7 bits 11: 8 bits Baud Rate 00: Syn. Mode 01: x1 clock 10: x16 clock 11: x64 clock
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
11-4 Programming 8251 8251 command register
Background image of page 4
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Background image of page 6
This is the end of the preview. Sign up to access the rest of the document.

{[ snackBarMessage ]}