Comparison of 8051 family

Comparison of 8051 family - modes Generate a square wave of...

Info iconThis preview shows pages 1–15. Sign up to view the full content.

View Full Document Right Arrow Icon
Feature 8031 8051 8052 8751 89C51 *DS5000 Make Intel Intel Intel Intel Atmel Dallas On –chip ROM type - RO M PROM UV- EPROM Flash NV- RAM Rom size - 4K 8K 4K 4K/8K 8K/32K RAM size 128 128 256 128 128 128 Timers 2 2 3 2 2 2 I/O Pins 32 32 32 32 32 32 Serial Port 1 1 1 1 1 1 Interrupt Sources 6 6 8 6 6 6 *DS 5000 also contains inbuilt Real time clock: Comparison of 8051 family
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Special Function Registers
Background image of page 2
PSW: Program Status Word
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
TMOD: Timer/Counter Mode Control Register
Background image of page 4
TCON: Timer/Counter Control Register (bit addressable)
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
TMOD: Timer/Counter Mode Control Register (not bit addressable)
Background image of page 6
Timer/Counters 8051 has two 16-bit Timer/Counter registers Timer/Counter 0 Timer/Counter 1 These registers can be used as timers or as event counters When a register is in “Timer” state, it is incremented every machine cycle In “Counter” state, the register is incremented when there is a 1-to-0 transition at its external input pin, pin T0 or T1 Both registers have additional four operating
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 8
Background image of page 9

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 10
Background image of page 11

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 12
Background image of page 13

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 14
Background image of page 15
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: modes Generate a square wave of 50% duty cycleon the port P1.5, Timer 0 is used to generate the time delay • Mov TMOD,#01;Timer 0 mode 1 • Here:MOV TL0,#0f2h • Mov TH0,#0ffh; • CPL P1.5; toggle p1.5 • ACALL delay • SJMP here • Delay:SETB TR0;start timer 0 • Again :JNB TF0,Again ;monitor Timer0 flag • CLR TR0; stop timer 0 • CLR TF0;clear timer0 flag • RET IE: Interrupt Enable Register (bit addressable) • If the bit is 0, the corresponding interrupt is disabled. Otherwise, the interrupt is enabled. IP: Interrupt Priority Register (bit addressable) • If the bit is 0, the corresponding interrupt has a lower priority and if the bit is 1, the interrupt has a higher priority Arithmetic Instructions Logical Instructions Data Transfers Boolean Instructions Jump Instructions...
View Full Document

This note was uploaded on 02/23/2012 for the course CS 101 taught by Professor Martand during the Spring '10 term at Punjab Engineering College.

Page1 / 15

Comparison of 8051 family - modes Generate a square wave of...

This preview shows document pages 1 - 15. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online