pin_and_timming_diagram_of_8086

pin_and_timming_diagram_of_8086 - Pin Configuration Of 8086...

Info iconThis preview shows pages 1–4. Sign up to view the full content.

View Full Document Right Arrow Icon
1 Pin Configuration Of 8086 INTEL 8086 GND VCC CLK _____ TEST BHE / S 7 INTR NMI AD 0 – AD 15 AD16–AD19/ S3 – S6 MN / ___ MX ___ ___ HLDA RQ / GT 1 ___ ___ HOLD RQ / GT 0 READY RESET ___ RD ALE QS 0 ____ INTA QS 1 M / __ __ IO S 2 DT /_ _ R S 1 ____ __ DEN S 0 ___ _____ WR LOCK GND
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
2 Pin Definitions Pin(s) symbol In/Out/ Description tri-state GND ground 2-16 AD14-AD0 I/O-3 outputs address during the first part of the bus cycle and inputs or outputs data during the remaining part of bus cycle. 17 NMI I Non-maskable interrupt request- positive- going edge triggered. This interrupt does not check whether IE flag is a logic 1. 18 INTR I maskable interrupt request- level triggered 19 CLK I clock-33%duty cycle, 5 MHz for 8086 8 MHz for 8086-2, 10MHz for 8086.
Background image of page 2
3 Pin Definitions 21 RESET I A 1 on reset line terminates activity, clears PSW, IP, DS, SS, ES and the instruction queue, and sets the CS to FFFF. The processor begins resets service routine at FFFF0 clear IE flag. when it is dropped to 0.signal must be 1 for at least 4 clock cycles. 22
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 4
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 13

pin_and_timming_diagram_of_8086 - Pin Configuration Of 8086...

This preview shows document pages 1 - 4. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online