EHChap3probsPartB

EHChap3probsPartB - 32 bit data bus and the processor has a 1 nS rise time and 0.5 nH of ground inductance on a board made from glass epoxy

Info iconThis preview shows page 1. Sign up to view the full content.

View Full Document Right Arrow Icon
Embedded Hardware Chapter 3 Problems, Part B 3. Referring to the timing example 3-3 and Figure 3-16: Using the same D flip-flop specified in the example, how fast could it be clocked if the /Q output was directly connected to the D input? (Eliminating the gate from the circuit.) 4. Under what conditions would the addition of a pull-up or pull-down resistor increase the fan out of a logic output? 5. What, if anything, can be done to increase fan out when it is limited by AC (capacitive) loading? 6. For a 32 bit CMOS 5 volt microprocessor that has a 32 bit address bus and a separate
Background image of page 1
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: 32 bit data bus, and the processor has a 1 nS rise time and 0.5 nH of ground inductance on a board made from glass epoxy material. The processor has output high and low voltages of 4.5 and 0.5 volts respectively and drives a capacitance of 100 pF on the address and data buses. How long can the printed circuit traces be before they must be considered as transmission lines? 7. For the same processor and conditions described in problem 6, what is the worst case ground bounce voltage that can be expected?...
View Full Document

This note was uploaded on 02/26/2012 for the course COMPE 475 taught by Professor Staff during the Spring '08 term at San Diego State.

Ask a homework question - tutors are online