ECE150_2008FALL_EXAM2__[0]

ECE150_2008FALL_EXAM2__[0] - ECE 150 Digital Logic Design...

Info iconThis preview shows pages 1–4. Sign up to view the full content.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: ECE 150 Digital Logic Design Fall 2008 Final Exam Name: ________________________________________ Email: ________________________________________ Write all of your answers directly in this test booklet. Use the backs of pages if necessary. Feel free to use scrap paper, but do not hand it in. Please also write your name on the top of each page. Question 1: Counters (a) Using four positive edge-triggered J-K flip-flops, draw a logic diagram for a 4-bit, synchronous, binary counter. (b) Label the flip-flops in your diagram above. Without considering propagation delays, draw a timing diagram that compares the clock signal to the outputs of each flip-flop from part (a). (c) In class, we have discussed the following logic diagram for a 3-bit, up/down, binary, synchronous counter: Write a Boolean expression representing the input to the clock of FF2. (d) Express in English the meaning of the Boolean expression from part (c). Explain why this is appropriate to control the clock input of this flip-flop.this is appropriate to control the clock input of this flip-flop....
View Full Document

Page1 / 12

ECE150_2008FALL_EXAM2__[0] - ECE 150 Digital Logic Design...

This preview shows document pages 1 - 4. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online