端口

&ccedil&laq - Muxfb[31:0 EX/MEM In ALU_result[31:0 write_regidex[4:0 out WB_mem[1:0(reg_write:mento_reg Branch Mem_read Mem_write

Info iconThis preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon
? ? ? ? clk ? ? ? ? rst PC PC_in[31:0] PC [31:0](to add1 and I-mem) IF/ID in PC4 [31:0] ins [31:0] out: PC4_ifid[31:0] ins_ifid [31:0], rd_idex[4:0], rt_idex[4:0], rs_regs[4:0], rt_regs[4:0], immed_ifid[15:0] inside: shift2[31:0] PC_Branch[31:0] ID/EX In: WB_ifid[1:0](reg_write:mento_reg) M_ifid[2:0](Branch:Men_read:Men_write) EX_ifid[3:0] (RegDst, ALUOp[1:0], ALUSrc) Out: WB_idex[1:0] M_idex[2:0] RegDst ALUOp[1:0] ALUSrc PC4_idex[31:0] rs_idex[31:0]
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
rt_idex[31:0] immed_idex[31:0] rdw[4:0] rtw[4:0] inside EX: ALUin1[31:0] ALUin2[31:0] ALUcontrol[3:0]
Background image of page 2
Background image of page 3
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: Muxfb[31:0] EX/MEM In: ALU_result[31:0] write_regidex[4:0] out: WB_mem[1:0](reg_write:mento_reg) Branch Mem_read Mem_write PC_shift[31:0] ALUr_mem[31:0] rt_mem[31:0] write_regmem[4:0] inside: BDst MEN/WB In: read_data[31:0] out: reg_write datawreg ALUr [31:0] data_men[31:0] write_regs[4:0] inside: write_data[31:0] Forward: In: rs_f[4:0] rt_f[4:0] out: FA[1:0] FB[1:0] Hazard: Out: PCwrite Ifidwrite Controlwrite ? ? ? ? : 1. ? ? ? ? pipeline ? ? ? ,...
View Full Document

This note was uploaded on 02/28/2012 for the course CS 451 taught by Professor Chenying during the Fall '10 term at Shanghai Jiao Tong University.

Page1 / 3

&ccedil&laq - Muxfb[31:0 EX/MEM In ALU_result[31:0 write_regidex[4:0 out WB_mem[1:0(reg_write:mento_reg Branch Mem_read Mem_write

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online