lect02-power-variability - PowerandVariability Prof.Mikko...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
Technology Challenges: Power and Variability Prof. Mikko H. Lipasti University of Wisconsin Madison Thanks to Jungseob Lee and Nam Sung Kim for contributing slides to this lecture Readings Read on your own: J. Lee and N. Kim, "Optimizing Total Power of Many Core Processor Considering Supply Voltage Scaling Limit and Process Variations," IEEE/ACM Int. Symp. on Low Power Electronic Design (ISLPED), Aug 2009. Jacobson, H, et al., “Stretching the limits of clock gating efficiency in server class processors,” in Proceedings of HPCA 11, 2005. Shekhar Borkar, Designing Reliable Systems from Unreliable Components: The Challenges of Transistor Variability and Degradation, IEEE Micro 2005, November/December 2005 (Vol. 25, No. 6) pp. 10 16. 2011 ITRS Roadmap ‐‐ Executive Summary. Read the introduction and flip through Grand Challenges. CMOS Scaling Historic CMOS scaling Doubling every two years (Moore’s law) Feature size Device density Device switching speed improves 30 40%/generation dd, V th ) Projected CMOS scaling Feature size, device density scaling continues ~10 year roadmap out to sub 10nm generation Switching speed improves ~20%/generation or less Voltage scaling has tapered off SRAM cell stability becomes an issue at ~0.7V V dd Power Density [Hu et al, MICRO ’03 tutorial] Power density increasing exponentially Power delivery, packaging, thermal implications Thermal effects on leakage, delay, reliability, etc. Dynamic Power Aka AC power, switching power Static CMOS: current flows when transistors turn on/off Combinational logic evaluates Sequential logic (flip flop, latch) captures new value (clock edge) Terms V: supply voltage A: activity factor f: frequency Moore’s Law: which terms increase, which decrease? Voltage scaling has been saving our bacon! Af kCV P dyn 2 Reducing Dynamic Power Reduce capacitance Simpler, smaller design (yeah right) Reduced IPC Reduce activity Smarter design Reduced IPC Reduce frequency Often in conjunction with reduced voltage Reduce voltage Biggest hammer due to quadratic effect, widely employed Can be static (binning/sorting of parts), and/or
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 2
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 03/02/2012 for the course ECE 752 taught by Professor Profgurisohi during the Spring '09 term at University of Wisconsin.

Page1 / 4

lect02-power-variability - PowerandVariability Prof.Mikko...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online