Chapter 05b - MSP430 ISA - Addressing Modes

Chapter 05b - MSP430 ISA - Addressing Modes - MSP430...

Info iconThis preview shows pages 1–4. Sign up to view the full content.

View Full Document Right Arrow Icon
MSP430 Addressing Modes
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
BYU CS/ECEn 124 Chapter 05b - MSP430 Addressing Modes 2 Instruction Format Review 0 0 0 0 0 0 0 0 1 1 0 0 1 0 0 0 130x RETI (@SP+ SR, @SP+ PC) 0 0 1 0 0 0 0 1 0 1 0 0 1 0 0 0 128x CALL R4 (PC @-SP, dst PC) 0 0 1 0 0 0 0 0 0 1 0 0 1 0 0 0 120x PUSH.W R4 (src @-SP) 0 0 1 0 0 0 0 1 1 0 0 0 1 0 0 0 118x SXT R4 ( dst dst) 0 0 1 0 0 0 0 0 1 0 0 0 1 0 0 0 110x RRA.W R4 ( dst dst) 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 108x SWPB R4 ( dst dst) 0 0 1 0 0 0 0 0 0 0 0 0 1 0 0 0 100x RRC.W R4 ( dst dst) SR As B Op-code Single-Operand Instructions (II) 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Value Instruction x x x x x x x x x x 1 1 1 1 0 0 3Cxx JMP label (PC + 2 + offset × 2 PC) x x x x x x x x x x 0 1 1 1 0 0 38xx JL label (PC + 2 + offset × 2 PC) x x x x x x x x x x 1 0 1 1 0 0 34xx JGE label (PC + 2 + offset × 2 PC) x x x x x x x x x x 0 0 1 1 0 0 30xx JN label (PC + 2 + offset × 2 PC) x x x x x x x x x x 1 1 0 1 0 0 2Cxx JC/JHS label (PC + 2 + offset × 2 PC) x x x x x x x x x x 0 1 0 1 0 0 28xx JNC/JLO label (PC + 2 + offset × 2 PC) x x x x x x x x x x 1 0 0 1 0 0 24xx JZ/JEQ label (PC + 2 + offset × 2 PC) x x x x x x x x x x 0 0 0 1 0 0 20xx JNZ/JNE label (PC + 2 + offset × 2 PC) 10-bit Signed Offset Op-code Conditional and Unconditional Jumps (III) 0 1 1 0 0 0 0 0 1 0 1 0 1 1 1 1 F506 AND.W R5,R6 (src dst dst) 0 1 1 0 0 0 0 0 1 0 1 0 0 1 1 1 E506 XOR.W R5,R6 (src dst dst) 0 1 1 0 0 0 0 0 1 0 1 0 1 0 1 1 D506 BIS.W R5,R6 (src dst dst) 0 1 1 0 0 0 0 0 1 0 1 0 0 0 1 1 C506 BIC.W R5,R6 (src dst dst) 0 1 1 0 0 0 0 0 1 0 1 0 1 1 0 1 B506 BIT.W R5,R6 (src & dst) 0 1 1 0 0 0 0 0 1 0 1 0 0 1 0 1 A506 DADD.W R5,R6 (src dst dst) 0 1 1 0 0 0 0 0 1 0 1 0 1 0 0 1 9506 CMP.W R5,R6 (dst - src) 0 1 1 0 0 0 0 0 1 0 1 0 0 0 0 1 8506 SUB.W R5,R6 (src dst dst) 0 1 1 0 0 0 0 0 1 0 1 0 1 1 1 0 7506 SUBC.W R5,R6 (src dst dst) 0 1 1 0 0 0 0 0 1 0 1 0 0 1 1 0 6506 ADDC.W R5,R6 (src dst dst) 0 1 1 0 0 0 0 0 1 0 1 0 1 0 1 0 5506 ADD.W R5,R6 (src dst dst) 0 1 1 0 0 0 0 0 1 0 1 0 0 0 1 0 4506 MOV.W R5,R6 (src dst) DR As B Ad SR Op-code Double-Operand Instructions (I)
Background image of page 2
BYU CS/ECEn 124 Chapter 05b - MSP430 Addressing Modes 3 Source Addressing Modes The MSP430 has four basic modes for the
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 4
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 12

Chapter 05b - MSP430 ISA - Addressing Modes - MSP430...

This preview shows document pages 1 - 4. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online