Chapter 6 Differential and Multistage Amplifiers1

Chapter 6 Differential and Multistage Amplifiers1 - Chapter...

Info iconThis preview shows pages 1–8. Sign up to view the full content.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: Chapter 6 Differential and Multistage Amplifiers Introduction 6.1 The BJT differntial pair 6.2 Small-signal operation of the BJT differential amplifier 6.3 Other nonideal characteristics of the differential amplifier 6.4 MOS diffenrential amplifiers 6.5 Biasing in intergrated circuits 6.6 The BJT differential amplifier with active load 6.9 Multistage amplifiers Introduction Ø The differential amplifier (pair) configuration is the most widely used buildin g block in analog IC desi gn. Ø BJT differential amplifier is the basis of a very-hig h-speed logic circuit fami ly, called emitter-coupled logic (ECL). Why? Reasons: Direct coupling between signal source and amplifier will easily cause temperature Drift (zero drift). What shall we do? Advantages Ø There are 2 reasons for using differential i n preference to single-ended amplifiers. (1) Differential circuits are much less sensitive to noise and interference than single-ended circuits. (2) It enables us to bias the amplifier and to couple amp lifier stage without the need of bypass and coupling capacitors which are impossible to fabricate econom ically by IC technology. 6.1 The BJT Differential Pair Basic Operation-1:Common-mode input Ø The differential pair with a common-mode input signal vCM . Ø Two transistors are matched. Ø Current source with infinite output resistance. Ø Current I divide equally between two transistors. Ø The difference in voltage between the two collector is zero. Ø The differential pair rejects the common- mode input signal as long as two transistors remain in active region . Basic Operation-2 Ø The differential pair with a “large” differential input signal....
View Full Document

{[ snackBarMessage ]}

Page1 / 33

Chapter 6 Differential and Multistage Amplifiers1 - Chapter...

This preview shows document pages 1 - 8. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online