EEL6323-S11-HLec06-MultiStage-LogicalEffort-P1-2spp

EEL6323-S11-HLec06-MultiStage-LogicalEffort-P1-2spp -...

Info iconThis preview shows pages 1–9. Sign up to view the full content.

View Full Document Right Arrow Icon
1 Lecture 6: Multistage Logic Networks Multistage Logic Networks Reading: Ch. 4 Multistage Logic Networks Path Logical Effort 10 x y z 20 g 1 = h 1 = g 2 = h 2 = g 3 = h 3 = g 4 = h 4 =
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
2 Multistage Logic Networks Path Electrical Effort 10 x y z 20 g 1 = 1 h 1 = g 2 = 5/3 h 2 = g 3 = 4/3 h 3 = g 4 = 1 h 4 = Multistage Logic Networks Logical effort generalizes to multistage networks 10 x y z 20 g 1 = 1 h 1 = x/10 g 2 = 5/3 h 2 = y/x g 3 = 4/3 h 3 = z/y g 4 h 4 = 20/z
Background image of page 2
3 Paths that Branch Consider paths that branch: G = H = GH = h 1 = h 2 = F = 5 15 15 90 90 Branching Effort Introduce branching effort The branching effort is:
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
4 Paths that Branch Consider paths that branch: G = H = B = GBH = h 1 = h 2 = F = 5 15 15 90 90 Path Effort Path Logical Effort Path Electrical Effort Branching Effort Path Effort Note:
Background image of page 4
5 Multistage Delays Path Effort Delay Path Parasitic Delay Path Delay Designing Fast Circuits Delay is smallest when each stage bears same effort Thus minimum delay of N stage path is This is a key result of logical effort iF Dd D P 
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
6 Example: 3-stage path
Background image of page 6
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 8
Background image of page 9
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 9

EEL6323-S11-HLec06-MultiStage-LogicalEffort-P1-2spp -...

This preview shows document pages 1 - 9. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online