wk3 Lec - CSE140 Components and Design Techniques for...

Info icon This preview shows pages 1–11. Sign up to view the full content.

View Full Document Right Arrow Icon
Sources: TSR, Katz, Boriello & Vahid 1 CSE140: Components and Design Techniques for Digital Systems Tajana Simunic Rosing
Image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Sources: TSR, Katz, Boriello & Vahid 2 Where we are now… What we covered thus far: Number representations Boolean algebra Logic representations (e.g. SOP and POS) K-maps Algorithm for simplification HW#2 due; HW#3 assigned Where we are going: Mux/Demux Adders Multiplier Hazards Multilevel logic Regular logic ALUs
Image of page 2
Sources: TSR, Katz, Boriello & Vahid 3 CSE140: Components and Design Techniques for Digital Systems Muxes and demuxes Tajana Simunic Rosing
Image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Sources: TSR, Katz, Boriello & Vahid 4 Pass transistor Mux building block Connects X & Y when A=1, else X & Y disconnected A_b = not(A) Fig source: Prof. Subhashish Mitra
Image of page 4