CH9A - Multiplexers, Multiplexers Decoders Hasan Zidan...

Info iconThis preview shows pages 1–6. Sign up to view the full content.

View Full Document Right Arrow Icon
ultiplexers Decoders Multiplexers, Decoders Hasan Zidan Department of Electrical Engineering AUST
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Multiplexers ultiplexer (MUX) 2/1 Multiplexer (MUX) I 0 if S = 0, then Z = I 0 Data I 1 Z S if S = 1, then Z = I 1 Inputs Control Input Logic Diagram S (Select) is the Control Input used to select one of the data inputs I ,I and I 0 S Z 0 1 connect it to the output terminal, Z. = I I I 1 S 2 Z = I 0 S + 1 S
Background image of page 2
Higher Order Multiplexers I 0 I 1 I 0 Z I 2 I 3 4-1 MUX I 1 Z I 2 I 3 S 1 S 0 UX if S = “00”, then Z = I 0 I 4 I 5 I 6 8-1 MUX if S = “01”, then Z = I 1 if S = “10”, then Z = I 2 if S = “11”, then Z = I S[2:0] I 7 3 3 Z = I 0 S 1 ’ S 0 + I 1 S 1 ’ S 0 + I 2 S 1 S 0 + I 3 S 1 S 0 3 Note: S[2:0] means the three control inputs S 2 S 1 S 0 <-- lsb
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Logic Diagram for 8-to-1 Multiplexer 4
Background image of page 4
I 0 A 0 Muxes are often used to lect groups of bits I 1 Z S B 0 Z 0 S select groups of bits arranged in busses. A[3:0]
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 6
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 13

CH9A - Multiplexers, Multiplexers Decoders Hasan Zidan...

This preview shows document pages 1 - 6. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online