Diagrams - subtractor. Total gates used: AND Gate Gates 1...

Info iconThis preview shows pages 1–6. Sign up to view the full content.

View Full Document Right Arrow Icon
Diagrams: ALU32: SHF: REV:
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
LSH32: LSH1:
Background image of page 2
LSH2 – 16, wlog Add/Subtractor:
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Add32,16,8,4: Add4:
Background image of page 4
Add1: Overflow detection:
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Padding up to 32 bits: Left/Right shifter takes in op and returns either LSL, LSR, or ARS Subtractor uses the Boolean logic ADD32(A, not B, cin = 1) Adder/Subtractor takes in the third bit of the the op to decide whether to use the adder or the
Background image of page 6
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: subtractor. Total gates used: AND Gate Gates 1 19 124 OR Gate Gates 1 7 49 NOR Gate Gates 1 2 2 XOR Gate Gates 1 4 73 XNOR Gate Gates 0 4 32 The longest path should be the adder/subtractor component, which has a critical path length of 32 * 5 = 160 delay units....
View Full Document

This note was uploaded on 03/12/2012 for the course CS 3410 taught by Professor Kavitabala during the Spring '08 term at Cornell University (Engineering School).

Page1 / 6

Diagrams - subtractor. Total gates used: AND Gate Gates 1...

This preview shows document pages 1 - 6. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online