quiz5_sol - 1 CS 061 Computer Organization Winter - 2012...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: 1 CS 061 Computer Organization Winter - 2012 Quiz 5 Monday 2/13 solution 1. You are given a box of 2k by 4-bit memory chips, and asked to construct from them a 128k by 1-byte memory module, utilising the Chip Select (CS) input on each of the chips. This will require "two levels" of addressing i.e. a portion of the address will be input to the address pins of the individual chips, and a portion will be input to a module-level decoder driving the chips' CS pins. How many bits will be input to this module-level decoder? a. 2 b. 3 c. 4 d. 5 e. 6 f. 8 The next two questions refer to the following scenario: Consider an elevator that connects the 1 st , 2 nd , 3 rd & 4 th floors of a building, able to make "express" rides, e.g. it can.go from the 1 st floor to the 3 rd or 4 th floor without stopping at imtermediate floors (and vice versa). The controller for this system is an example of a finite state machine (fsm) , whose state space consists of the elevator stopped at each of the four floors, with the doors either closed or open (i.e. doors open & doors closed elevator stopped at each of the four floors, with the doors either closed or open (i....
View Full Document

This note was uploaded on 03/15/2012 for the course CS 61 taught by Professor Brianlinard during the Winter '12 term at UC Riverside.

Page1 / 2

quiz5_sol - 1 CS 061 Computer Organization Winter - 2012...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online