This preview shows page 1. Sign up to view the full content.
Unformatted text preview: signal cinLV: std_logic_vector(1 downto 0); begin cinLV <= '0' & cin; -- make cin into std_logic_vector for unsigned function tmp <= unsigned('0' & A) + unsigned('0' & B) + unsigned(cinLV); SUM <= std_logic_vector(tmp(7 downto 0)); cout <= tmp(8); end numer;...
View Full Document
This document was uploaded on 03/05/2012.
- Fall '09