Lab4.643 - Please verify your design using VHDL with Altera...

Info iconThis preview shows page 1. Sign up to view the full content.

View Full Document Right Arrow Icon
1 EECE 643: Computer-Aided Circuit Engineering Laboratory Project #4 1. Design a left-to-right shift register with parallel load and enable using VHDL.
Background image of page 1
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: Please verify your design using VHDL with Altera Quartus II simulator and implement the circuit with the UP 1 board....
View Full Document

This note was uploaded on 03/11/2012 for the course EECE 643 taught by Professor Staff during the Spring '12 term at CSU Chico.

Ask a homework question - tutors are online