Lec7.643 - EECE 643 Computer-Aided Circuit Engineering...

Info iconThis preview shows pages 1–4. Sign up to view the full content.

View Full Document Right Arrow Icon
1 EECE 643 Computer-Aided Circuit Engineering Lecture Notes #7 - Top-Down Design - Top-down design is referred to as recursive partitioning of a system into its subcomponents until subcomponents become manageable design parts. - Top-Down Design with VHDL 1. Design to perform 2. Setting the stage ( a) Available synthesis tools b) Available libraries c) Interface description d) Architecture description e) Parts from previous designs 3. Design scenario a) Analyzing the requirements b) Recursive partitioning c) Design implementation 4. Final act - Design Project - Design a 16-bit computer with VHDL and implement the design with FPGA chips. 1. A CPU block diagram is shown in the following figure.
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
2
Background image of page 2
2. The first entity described is the ALU. This ALU performs the following operations. Sel input Operation 0000 C = A 0001 C = A AND B 0010 C = A OR B 0011 C = NOT A 0100 C = A XOR B 0101 C = A + B 0110 C = A – B 0111 C = A + 1 1000 C = A – 1 1001 C = 0 library IEEE; use IEEE.std_logic_1164.all;
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 4
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 9

Lec7.643 - EECE 643 Computer-Aided Circuit Engineering...

This preview shows document pages 1 - 4. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online