Chapter 04 - The Von Neumann Model

Chapter 04 - The Von Neumann Model - Chapter 4 The Von...

Info iconThis preview shows pages 1–8. Sign up to view the full content.

View Full Document Right Arrow Icon
Chapter 4 The Von Neumann Model
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
BYU CS/ECEn Chapter 4 - The Von Neumann Model 2 Topics to Cover… n Von Neumann vs. Harvard n MSP430 Architecture n RISC / CISC n Anatomy of an Instruction n MSP430 Instructions n Instruction Cycles n Clocks n MSP430 Finite State Machine
Background image of page 2
BYU CS/ECEn Chapter 4 - The Von Neumann Model 3 Harvard Architecture Harvard DATA MEMORY INSTRUCTION MEMORY CLOCK IN OUT Control Status Instruction Data ALU CONTROL n The Harvard architecture is a computer architecture with physically separate storage and signal pathways for instructions and data.
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
BYU CS/ECEn Chapter 4 - The Von Neumann Model 4 OUTPUT * monitor * printer * LEDs * D/A * disk INPUT * keyboard * mouse * scanner * A/D * serial * disk PROCESSING UNIT The Von Neumann Computer Program Counter Instruction Register MEMORY ALU Registers Control Datapath Von Neumann proposed this model in 1946 The Von Neumann model : Program instructions and Data are both stored as sequences of bits in computer memory Address Bus Data Bus Von Neumann Clock Control Logic
Background image of page 4
BYU CS/ECEn Chapter 4 - The Von Neumann Model 5 MSP430 Architecture n Memory Data Bus (bi-directional) n Addressability = number of bits stored in each memory location n Memory Select (MSEL) connects an addressed memory location to the data bus n Memory Write Enable (MWE) is the control signal that is asserted when writing to memory Von Neumann n Memory Address Bus (uni-directional) n Address Space = number of possible memory locations (also called the memory size) n Memory Address Register (MAR) stores the memory address for the address bus (address space) n Addresses peripherals as well as memory
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
BYU CS/ECEn Chapter 4 - The Von Neumann Model 6 MSP430 Architecture n Sixteen 16-bit registers n Program Counter (R0), Stack Pointer (R1), Status Register (R2) Constant Generator (R3), General Purpose Registers (R4-R15) n Very fast memory - close to the ALU (register file). Von Neumann n ALU (Arithmetic and Logic Unit) performs the arithmetic and logical operations n Arithmetic operations: add, subtract n Logical operations: and, xor, bit n Sets condition codes n The word length of a computer is the number of bits processed by the ALU.
Background image of page 6
BYU CS/ECEn Chapter 4 - The Von Neumann Model 7 MSP430 Architecture n Clock n System and peripheral clocks Von Neumann
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 8
This is the end of the preview. Sign up to access the rest of the document.

This document was uploaded on 03/20/2012.

Page1 / 22

Chapter 04 - The Von Neumann Model - Chapter 4 The Von...

This preview shows document pages 1 - 8. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online