Chapter 06 - MSP430 Microarchitecture

Chapter 06 - MSP430 Microarchitecture - Chapter 6 MSP430...

Info iconThis preview shows pages 1–11. Sign up to view the full content.

View Full Document Right Arrow Icon
Chapter 6 – MSP430 Microarchitecture
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
BYU CS/ECEn Chapter 6 - MSP430 Microarchitecture 2 Topics to Cover… n MSP430 Microarchitecture n Instruction Cycle Review n Fetch Cycle n Source Addressing Modes n Evaluate Source Operand n Destination Addressing Modes n Evaluate Destination Operand n Execute Cycle n Store Cycle n Digital I/O
Background image of page 2
BYU CS/ECEn Chapter 6 - MSP430 Microarchitecture 3 Levels of Transformation Problems Algorithms Language (Program) Machine Architecture (ISA) Microarchitecture Circuits Devices Programmable Computer Specific Manufacturer Specific
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
BYU CS/ECEn Chapter 6 - MSP430 Microarchitecture 4 Microarchitecture Journey Transistor a b NOR Complementary Logic W X Y Z A B A B S C Combinational Logic Register Register Register Register we we we we we d q a1 a0 2-to-4 Decoder 4-to 1 Multiplexor Storage Devices Sequential Logic q q d we MSP430 Microarchitecture Finite State Machine ISA Microarchitecture
Background image of page 4
BYU CS/ECEn Chapter 6 - MSP430 Microarchitecture 5 Microarchitecture n The Instruction Set Architecture (ISA) defines the processor instruction set, processor registers, address and data formats n The processor as seen by an assembly language programmer. n The microarchitecture implements the ISA. n Gates, registers, ALUs n Data and control paths n Microarchitectures differentiate themselves by: n Chip area/cost n Power consumption n Logic complexity n Manufacturability n Ease of debugging n Testability MSP430 Microarchitecture
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
BYU CS/ECEn Chapter 6 - MSP430 Microarchitecture 6 MSP430 ALU n ALU (Arithmetic and Logic Unit) performs the arithmetic and logical operations n Arithmetic operations: add, subtract, compare n Logical operations: and, xor, bit n Sets condition codes n The word length of a computer is the number of bits processed by the ALU. MSP430 Microarchitecture
Background image of page 6
BYU CS/ECEn Chapter 6 - MSP430 Microarchitecture 7 MSP430 Registers n 16, 16-bit registers n R0 = Program Counter n R1 = Stack Pointer n R2 = Status Register n R3 = Constant Generator n R4 – R15 = General Purpose Registers n Very fast memory - close to the ALU ( register file ). MSP430 Microarchitecture
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
BYU CS/ECEn Chapter 6 - MSP430 Microarchitecture 8 MSP430 Control Unit n The control unit directs the execution of the program n The program counter or PC points to the next instruction to be executed n The instruction register or IR contains the currently executing instruction n The status register or SR contains information about the last instruction executed as well as system parameters n The control unit prevents bus conflicts and timing/propagation problems n The control unit is a Finite State Machine driven by a clock MSP430 Microarchitecture
Background image of page 8
BYU CS/ECEn Chapter 6 - MSP430 Microarchitecture 9 MSP430 Clock MSP430 Microarchitecture
Background image of page 9

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
BYU CS/ECEn Chapter 6 - MSP430 Microarchitecture 10 MSP430 Memory n Interrupt vectors - Upper 16 words of Flash n Flash / ROM - Used for both code and data n RAM - Volatile storage n Peripherals n 0100h – 01FFh 16-bit peripherals n 0010h – 00FFh 8-bit peripherals
Background image of page 10
Image of page 11
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 51

Chapter 06 - MSP430 Microarchitecture - Chapter 6 MSP430...

This preview shows document pages 1 - 11. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online