# hw2_soln - Homework 2 By Yuan Zhou EECT 7329 Advanced...

This preview shows pages 1–2. Sign up to view the full content.

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: Homework 2 By Yuan Zhou EECT 7329 Advanced Analog IC Design Homework 2 Yuan Zhou Step 1. Design a folded-cascode di erential ampli er First, let's design a simple ve-transistor fully di erential ampli er. Fig. 1 shows a example design. The transistor sizes are presented in Tab. 1. The overdrive voltages of transistors are designed to be 100 ∼ 200 mV, as shown in Tab. 2. The cascode biasing circuit is shown as Fig. 2. The CMFB circuit is shown as Fig. 3. Figure 1: A folded cascode fully di erential ampli er M4 M5 M8 M9 M10 M11 M6 M7 M3 M2 M1 V b1 V b2 V b3 V cmc 5pF 5pF V bin V ip V in V on V op Table 1: Transistor sizes of the FD ampli er M1 M2/M3/M4/M5/M6/M7 M8/M9 M10/M11 20 × 45 μ m/0.25 μ m 10 × 45 μ m/0.25 μ m 20 × 45 μ m/0.25 μ m 15 × 45 μ m/0.25 μ m Table 2: Overdrive voltages of transistors M1 M2/M3 M4/M5 M6/M7 M8/M9 M10/M11-132 mV-117 mV-147 mV-122 mV 103 mV 135 mV Step 2. Simulation results The only requirement of the ampli er design in this homework is the output swing. TheThe only requirement of the ampli er design in this homework is the output swing....
View Full Document

### Page1 / 3

hw2_soln - Homework 2 By Yuan Zhou EECT 7329 Advanced...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document
Ask a homework question - tutors are online