01EEL4930-5934Lecture1-IntroToRC

01EEL4930-5934Lecture1-IntroToRC - Introduction to...

Info iconThis preview shows pages 1–6. Sign up to view the full content.

View Full Document Right Arrow Icon
Introduction to Reconfigurable Computing 1
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
2 Reconfigurable Logic: Best of Both Worlds Microprocessor Advantages High flexibility Low development cost and fast time-to-market Low part cost Disadvantages May not meet design constraints Performance Power Size ASIC Disadvantages No flexibility Extremely high development cost and slow time-to-market Very high part (NRE) cost Advantages Very high performance Low power Small size Reconfigurable Logic
Background image of page 2
Stratix IV E Family Features EP4SE230 EP4SE360 EP4SE530 EP4SE820 Equivalent LEs 228,000 353,600 531,200 813,050 ALMs 91,200 141,440 212,480 325,220 Registers 182,400 282,880 424,960 650,440 M9K Memory Blks 1,235 1,248 1,280 1,610 M144K Memory Blks 22 48 64 60 Embedded Memory (Kb) 14,283 18,144 20,736 23,130 2,850 4,420 6,640 10,163 18 x 18 Multipliers 1,288 1,040 1,024 960 3 ALM – Adaptive Logic Module FPGA: Field-Programmable Gate Array
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
4 Reconfigurable Computing General characteristics: Architecture adapts to match unique needs of each app e.g., FPGA; “Custom Fit” usage strategy; reconfigurable by task or app Relatively new and revolutionary paradigm of computing Limited but growing list of available devices, tools, systems, and apps Technical advantages: GREAT performance when app not well suited to fixed processor Why? Customized parallelism (width, depth), data precision (size, format), operations and units (type, quantity), memory structure, etc. LOWER energy consumption than fixed processors (CPU, GPU) Technical disadvantages: Relatively new and immature paradigm of computing Programming complexity with adaptive hardware Causes: inherent with novelty of approach; “newness” of field and tools
Background image of page 4
5 Workstation Standalone RPU (Ex: Nallatech, GiDEL) Attached RPU Coprocessor (Ex: xtremeData) RPU with embedded CPU core (Ex: Altera Nios, Xilinx PowerPC and Microblaze) CPU / RPU in same chip (Ex: Intel's Stellarton Atom CPU paired with Altera FPGA) * T.J. Todman, et. al., Reconfigurable Computing: Architectures and Design Methods CPU
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 6
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 03/27/2012 for the course EEL 4930 taught by Professor Staff during the Spring '08 term at University of Florida.

Page1 / 18

01EEL4930-5934Lecture1-IntroToRC - Introduction to...

This preview shows document pages 1 - 6. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online