ch 5 Marcovitz_Ch5_Solutions_Fall2011_partA

ch 5 Marcovitz_Ch5_Solutions_Fall2011_partA - EC262 Digital...

Info iconThis preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon
1 EC262 Digital Systems Fall 2011 Chapter 5 Solutions Textbook: Marcovitz, Introduction to Logic Design , 3 rd ed. Exercise 1, Exercise 2, Exercise 5, Exercise 7, Exercise 8, Exercise 9. Exercise 1 : For the given circuit a. Compute the maximum delay, i. both uncomplemented and complemented. ii. only uncomplemented inputs are available. i. (both uncomplemented and complemented inputs are available) ii. (only uncomplemented inputs are available) b. Compute the maximum delay for C to the output. Exercise 2: An adder to add a 32-bit constant (10101010101010101010101010101010) to an arbitrary 32-bit number
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
a. Show a truth table for a 2-bit adder c a b 1 0 y s t abc y x t 000 001 010 011 0 0 0 1 1 1 1 0 0 1 1 0 100 101 110 111 1 1 1 1 0 0 0 1 0 1 1 0 Find the minimum SOP expressions for each output y = a + b c s = a' b' + a' c' + a b c t = b' c + b c' b. Compute the delay form the c of each module to the y output of that module and the total delay. The delay from c to y is 2 for each module.
Background image of page 2
Image of page 3
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 03/27/2012 for the course ECE 200 taught by Professor Nasis during the Spring '08 term at Drexel.

Page1 / 5

ch 5 Marcovitz_Ch5_Solutions_Fall2011_partA - EC262 Digital...

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online