ch6 Marcovitz_Ch6_Solutions_Fall2011

# ch6 Marcovitz_Ch6_Solutions_Fall2011 - EC262 Digital...

This preview shows pages 1–3. Sign up to view the full content.

1 EC262 Digital Systems Fall 2011 Chapter 6 Solutions Textbook: Marcovitz, Introduction to Logic Design , 3 rd ed. Exercise 1 (a, c and d), Exercise 3, Exercise 4 (a and b), Exercise 5, Exercise 6, Exercise 8 (b, c and d), Exercise 9 (a, b and d). Exercise 1: Show a state diagram and complete the timing trace. a. q 1 *q 2 * z q 1 q 2 x = 0 x = 1 x = 0 x = 1 0 0 0 1 0 0 0 1 0 1 1 0 1 1 0 0 1 0 0 0 0 0 1 1 1 1 0 1 0 1 1 0 State diagram: 00 01 11 10 0/0 1/1 0/0 1/0 X/1 0/1 1/0 Timing trace: x 1 0 1 1 0 0 0 1 q1 0 0 0 1 0 1 0 0 1 0 1 0 q2 0 0 1 1 1 0 0 1 1 1 z 1 0 0 0 0 1 0 0 ? 0

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
2 After the last input is known, state 11 always goes to 01 (independent of the input). Then 01 goes to either 10 or 11; thus q1 = 1. Finally, both 10 and 11 go to either 00 or 01, making q1 = 0. The output depends upon the input in state 11, but is 0 for both values of x in state 01. (Generally, we do not worry about values once one is not known; thus the last z may be omitted). c.
This is the end of the preview. Sign up to access the rest of the document.

## This note was uploaded on 03/27/2012 for the course ECE 200 taught by Professor Nasis during the Spring '08 term at Drexel.

### Page1 / 12

ch6 Marcovitz_Ch6_Solutions_Fall2011 - EC262 Digital...

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document
Ask a homework question - tutors are online