DatapathComponents0

DatapathComponents0 - Datapath Components Introduction Have...

Info iconThis preview shows pages 1–5. Sign up to view the full content.

View Full Document Right Arrow Icon
Datapath Components Introduction Have determined that can decompose system into Datapath and control Identified Datapath as Route(s) data takes through system Components through which data passes As it moves through system Control elements Mechanisms or means for orchestrating /managing flow along datapath Observed that datapath components comprise myriad of collection of Analog, digital, mechanical, etc. pieces Key point with each Each encapsulates a specific high-level function Piece of functionality Each contributes that functionality To support intended function of the design Want to now briefly touch on some of more common digital ones Earlier identified number of common operations or functions to be performed Store Transfer Select Direct or route Modify Arithmetic Logical Encode / decode Let’s examine components that affect those operations Selection – Multiplexing In context of datapath Selection entails choosing data from any of number of different sources - 1 of 51 -
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Potential sources include Memory Supporting or companion processor PLD Port Potential targets include same set From abstract perspective Selection is simply multiplexing in time Following diagram presents high-level model of Selection function The illustrated module Inputs n data sets with m signals each log 2 n selector lines Output enable control Outputs One data set with m signals Selected from the n input sets Simple selector / multiplexer Choosing between two alternate data sets Given in accompanying figure The enable control may or may not be included Design can be extended Increasing Number of inputs Corresponding number of selector lines In Verilog at can be modeled at Data flow or behavioural level as If-else construct Switch or case statement Gate level as Collection of tristate gates Combination of AND and OR gates - 2 of 51 -
Background image of page 2
Implemented in hardware As expressed in gate level model Two hardware implementations illustrated in following figure Routing – Demultiplexing Routing or demultiplexing is reverse of selection or multiplexing Whereas the latter Accepts signals from multiple sources Directs to single target Former Accept signals from single source Direct to multiple targets From abstract perspective Routing is simply demultiplexing in time Data Set 0 Data Set 1 Data Set n-1 Select Enable Data Set In Following diagram presents high-level model of Routing - demultiplexing function The illustrated module Inputs One data set with m signals log 2 n selector lines Selected from the n input sets Output enable control Outputs n data sets with m signals each - 3 of 51 -
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
As see with multiplexer in Verilog at can be modeled at Data flow or behavioural level as If-else construct Switch or case statement Gate level as Collection of tristate gates Combination of AND and OR gates Implemented in hardware As expressed in gate level model Two hardware implementations illustrated in following figure Encoding – Decoding Encoding and decoding are fancy names
Background image of page 4
Image of page 5
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 51

DatapathComponents0 - Datapath Components Introduction Have...

This preview shows document pages 1 - 5. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online