VerilogModels0 - The Verilog Hardware Description Language...

Info iconThis preview shows pages 1–4. Sign up to view the full content.

View Full Document Right Arrow Icon
The Verilog Hardware Description Language Introduction As we know circuits and systems we are developing today Growing in capability and complexity every day Yesterday a sketch on a piece of paper and a handful of parts Sufficient to try out a design idea Today that is no longer possible Idea is Modeled using computer based tools and languages Synthesized into the desired hardware implementation Test and verify the design We use two key words here model and synthesize While test is important It applies no matter what approach is used Following up on these words Today as we progress through formal design process we Model the design Transform requirements into working HDL implementation Synthesize the model Transform modeled functionality Into switch level hardware implementation Test First coarse grained functionality Then fine grained details Iterate Until we are satisfied Then transform switch level implementation into Target is programmable logic device ASIC, FPGA, CPLD, Memory Some other combination of digital hardware A number of languages that support such a design approach Verilog and VHDL Two of the more common - 1 of 50 -
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
SystemC For modeling both the hardware and software components Finding its way into an increasing number of designs in the embedded world Verilog is a hardware design language Provides a means of specifying a digital system At a wide range of levels of abstraction Language supports Early conceptual stages of design With its behavioral level of abstraction Later implementation stages With its structural level of abstraction Ultimately switch level for implementation Language provides hierarchical constructs Allows the designer manage the complexity of contemporary designs We will Begin with some useful information on Several different Verilog data types Follow with quick review of Basic components and organization of a Verilog program Review gate-level or structural modeling Combinational logic circuits Sequential circuits Introduce dataflow and behavioral models Examine some important tools and capabilities of language Facilitate fine grained modeling and test of a design Emphasizing last point important to recognize Design is only one aspect of the product development Each design must also be tested Confirm that it meets specified requirements and the objectives Of the modeling process To do so must have a specification - 2 of 50 -
Background image of page 2
Level of formality varies To that end will also discuss how one can formulate test suites To verify the intended operation. Material on testing will lay the foundation To enable developer to build test cases that will support testing to desired level Variables and Nets Verilog language defines several different kinds of variables and nets These used to Hold logical signals Interconnect various components or modules That make up a Verilog program Variable Verilog variable like a variable in C, C++, or Java Can be assigned a value Will hold that value until a subsequent assignment replaces the value
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 4
This is the end of the preview. Sign up to access the rest of the document.

This document was uploaded on 03/29/2012.

Page1 / 50

VerilogModels0 - The Verilog Hardware Description Language...

This preview shows document pages 1 - 4. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online