lecture12

lecture12 - ECE252 Microprocessors Spring 2011 Lecture 12:...

Info iconThis preview shows pages 1–8. Sign up to view the full content.

View Full Document Right Arrow Icon
Jie Hu, ECE/NJIT, Spring 2011 ECE252 L12-Inst. Set.1 ECE252 Microprocessors Spring 2011 Lecture 12: System Control, Programming Practice Jie Hu http://web.njit.edu/~jhu/ece252/002
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Jie Hu, ECE/NJIT, Spring 2011 ECE252 L12-Inst. Set.2 Block Diagram of Macintosh 512K Motherboard Processor 68000 I/O Interface 6522 Real- time clock Serial I/O 8530 Floppy disk controller System ROM RAM buffers and Mux PAL decoders Dynamic RAM 512KB Sound logic Video logic Speaker Video display Control signals Modem Printer Mouse Keyboard System bus Disk drive
Background image of page 2
Jie Hu, ECE/NJIT, Spring 2011 ECE252 L12-Inst. Set.3 68000 Instruction Set Data transfer group (11) Arithmetic group (23) Logical group (7) Shift and rotate group (8) Bit manipulation group (4) Binary coded decimal (BCD) group (3) Program control group (9) System control group (17)
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Jie Hu, ECE/NJIT, Spring 2011 ECE252 L12-Inst. Set.4 Today’s Lecture 68000 Instruction Set System Control Assembler Generating Machine Code In-Class Programming Practice
Background image of page 4
Jie Hu, ECE/NJIT, Spring 2011 ECE252 L12-Inst. Set.5 68000 Instruction Set: System Control ANDI SR AND immediate to SR EORI SR EOR immediate to SR MOVE SR Move to/from SR ORI SR OR immediate to SR MOVE USP Move to/from USP RESET Reset processor RTE Return from exception STOP Stop processor CHK Check register ILLEGAL Illegal instruction TRAP Trap call TRAPV Trap on overflow test V Flag 1 Set 0 Not ANDI CCR AND immediate to CCR ORI CCR OR immediate to CCR EORI CCR EOR immediate to CCR MOVE CCR Move to/from CCR NOP No operation
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Jie Hu, ECE/NJIT, Spring 2011 ECE252 L12-Inst. Set.6 68000 Programming Model: Status Register T - S - - I 2 I 1 I 0 X N Z V C 0 4 7 8 10 13 15 System Byte User Byte (Control Code Register) Trace bit Supervisor state Interrupt mask Extend Negative zero Overflow Carry Condition Codes
Background image of page 6
Jie Hu, ECE/NJIT, Spring 2011 ECE252 L12-Inst. Set.7 System Control: Operations on SR
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 8
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 19

lecture12 - ECE252 Microprocessors Spring 2011 Lecture 12:...

This preview shows document pages 1 - 8. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online