lecture19

lecture19 - ECE252 Microprocessors Spring 2011 Lecture 19:...

Info iconThis preview shows pages 1–8. Sign up to view the full content.

View Full Document Right Arrow Icon
Jie Hu, ECE/NJIT, ECE252 L19- ECE252 Microprocessors Spring 2011 Lecture 19: Memory System Design Jie Hu http://web.njit.edu/~jhu/ece252/002
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Jie Hu, ECE/NJIT, ECE252 L19- Block Diagram of Macintosh 512K Motherboard Processor 68000 I/O Interface 6522 Real- time clock Serial I/O 8530 Floppy disk controller System ROM RAM buffers and Mux PAL decoders Dynamic RAM 512KB Sound logic Video logic Speaker Video display Control signals Modem Printer Mouse Keyboard System bus Disk drive
Background image of page 2
Jie Hu, ECE/NJIT, ECE252 L19- Review of Last Lecture Programming 68000 Keyboard Buffer Data Table Search String Operations Sorting Command Recognizer Control Applications
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Jie Hu, ECE/NJIT, ECE252 L19- Today’s Lecture Memory System Design Bus buffering Accessing memory
Background image of page 4
Jie Hu, ECE/NJIT, ECE252 L19- Memory System Design for 68000 Internal memory of 68000 is limited to 8 data registers, 8 address registers, PC, and status register Real applications require large external memories to accommodate program code and data Design the external memory system for 68000 Adding read-only memories (ROMs) Adding static or dynamic random-access memories (SRAM, DRAM)
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Jie Hu, ECE/NJIT, ECE252 L19- 68000 Microprocessor Pin Input/Output Signals D 15 –D 0 AS UDS LDS R/W DTACK BG BGACK BR V CC CLK HALT RESET VMA E VPA BERR IPL 2 IPL 1 IPL 0 FC 2 FC 1 FC 0 V CC GND GND 68000 CPU A 23 –A 1 +5V Data bus Address bus Asynchronous bus control Bus arbitration control Interrupt control System control 6800 peripheral control Processor status
Background image of page 6
Jie Hu, ECE/NJIT, ECE252 L19- Memory Addressing Space In 68000 microprocessor, address bus A 23 ..A 1 together with !UDS, !LDS form 24-bit addressing space, i.e., 16MB memory space A 23 ..A 1 address a word, and (!UDS, !LDS) selects which byte(s) in the word to be accessed
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 8
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 03/29/2012 for the course ECE 252 taught by Professor Rosenstark during the Spring '99 term at NJIT.

Page1 / 24

lecture19 - ECE252 Microprocessors Spring 2011 Lecture 19:...

This preview shows document pages 1 - 8. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online