427-Quiz1 - Quiz 1 EECS 427: VLSI Design I CLOSED BOOK,...

Info iconThis preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon
Quiz 1 EECS 427: VLSI Design I CLOSED BOOK, CLOSED NOTES!! Underlined text highlights the specific questions you need to answer. 1. Given the layout in Figure 1, draw cross-section A-A’ . You must label the various materials and layers in the cross-section. Also, what purpose do the multiple substrate and well contacts serve? Briefly explain. Finally, what type of logic gate does this layout represent? [35 points] A’ A Figure 1 Course: 427 Page 1 of 3 Quiz 1
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
does the gate in Figure 2 perform? [10 points] Highlight the transistor (s) that form the critical path of this gate. What input pattern triggers this worst-case delay and which of the two inputs must switch to activate this worst-case pattern? (Only final state is needed, not initial. Assume PMOS devices are twice as wide as NMOS.) [17 points] AB = Circle one: A switches OR B switches What are V OL and V OH of this gate? (You should answer V OL and V OH symbolically, not numerically, but be as specific as needed). [8 points] B . ° . VDD
Background image of page 2
Image of page 3
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 3

427-Quiz1 - Quiz 1 EECS 427: VLSI Design I CLOSED BOOK,...

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online