427-Quiz2 - Quiz 2 EECS 427: VLSI Design I CLOSED BOOK,...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
Quiz 2 EECS 427: VLSI Design I CLOSED BOOK, CLOSED NOTES!! Underlined text highlights the specific questions you need to answer. 1. Arithmetic units [29 points total] a) A portion of example 11.5 from the Rabaey text is shown below. There is a minor error in the example – find this error . [4 points] Example 11.5: Modified Booth’s Recoding Consider the 8-bit binary number 01111110 shown earlier. This can be divided into four overlapping groups of three bits, going from msb to lsb : 00(1), 11(1), 11(1), 10(0). b) Perform twos complement binary multiplication of -6 times 7 using a 4-bit multiplicand and multiplier. Use modified booth recoding on the multiplier which is 7 in this case. [15 points] c) The use of a log shifter with base 4 instead of 2 is helpful in reducing the number of series connected pass transistors in shifters with potentially large shift amounts. A drawback is the need to re-encode the shift amount, whereas in log 2 shifters this information is already encoded properly. For a 16-bit log
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 2
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 4

427-Quiz2 - Quiz 2 EECS 427: VLSI Design I CLOSED BOOK,...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online